|
About the Versal™ AI Edge: VE2302 category
|
|
0
|
8
|
May 15, 2026
|
|
Why does the Xilinx Video Mixer DRM driver report flip_done timed out and commit wait timed out when setting a display mode using modetest?
|
|
0
|
18
|
July 27, 2026
|
|
How the PS clock is sourced in G57M SOM?
|
|
0
|
14
|
July 9, 2026
|
|
What is the minimum RAM requirement for Yocto build environment with G57M/G57D?
|
|
0
|
16
|
June 26, 2026
|
|
How to program the compiled images to G57M and what are the booting procedures with eMMC & QSPI?
|
|
0
|
12
|
June 26, 2026
|
|
Does iWave recommend working with Git directly (typically using sub-modules), or is there an alternative method available?
|
|
0
|
10
|
June 24, 2026
|
|
Which BSP should be used - PetaLinux or Yocto BSP? And which one is provided as "production-ready"?
|
|
0
|
11
|
June 24, 2026
|
|
What is LPDDR4 used in G57M SoM and are there any voltage translators used?
|
|
0
|
10
|
June 2, 2026
|
|
How to initialize SD card's power regulator in PetaLinux?
|
|
0
|
10
|
May 29, 2026
|
|
How is the main configuration of Si5332 done in u-boot and what is the default configuration of NVM duing power up?
|
|
0
|
12
|
May 12, 2026
|
|
What is the alternative reset signal available at the B2B Connector that can halt the boot process during power-up, equivalent to the POR signal?
|
|
0
|
16
|
May 12, 2026
|
|
What conditions must be met for the SYS_SYNC_CLK_IN signal to ensure proper clock generation before the Power-On Reset (POR) signal transitions to high?
|
|
0
|
11
|
May 12, 2026
|
|
Is there a description or documentation on the clock tree for Versal AI Edge XQR SOM(G57M-SP)
|
|
0
|
13
|
May 8, 2026
|
|
Are the AC coupling capacitors provided for the High Speed Transceiver channels in G57M SOM?
|
|
0
|
11
|
May 8, 2026
|
|
How to access the QSFP port which is in G57D Versal AI edge Devkit?
|
|
0
|
10
|
May 4, 2026
|
|
What is the 100MHz Oscillator and its part numbe used in G57M-SP Versal AI Edge Space grade SOM?
|
|
0
|
11
|
April 24, 2026
|
|
"AMD Versal AI Edge" RNN Autoencoder acceleration support and "Vitis AI" DPU RNN LSTM GRU support limitations with G57M/G57D VE2302 SOM
|
|
0
|
16
|
April 23, 2026
|
|
What is the Petalinux version for binaries files under Base Designs for V24.2?
|
|
0
|
11
|
April 16, 2026
|
|
What is the functionality of MSIO_1PPS_In Signal in G57M?
|
|
0
|
10
|
April 15, 2026
|
|
Does SI5332A Clock Synthesizer provide a 100MHz LVDS signal?
|
|
0
|
13
|
April 15, 2026
|
|
Does the PCIe IP run through NoC or PL? Is there an example design for G57D?
|
|
0
|
11
|
April 14, 2026
|
|
Can iWave suggest the winstar driver sequence for G57D?
|
|
0
|
11
|
April 10, 2026
|
|
How to use the AMD MIPI DSI TX Subsystem with a custom panel in a Linux environment?
|
|
0
|
10
|
April 10, 2026
|
|
How the bank voltages are configured via the PMIC in G57M?
|
|
0
|
15
|
April 2, 2026
|
|
What are iWave's plans for the Bank VCCO voltages on the Space Grade XQR Versal iG-G57M-SP?
|
|
0
|
11
|
April 2, 2026
|
|
Is there an AI/ML model for enabling DPU Vitis AI prebuilt SD card image on G57M SOM?
|
|
0
|
12
|
March 29, 2026
|
|
Where to find arch.json file for the G57M VE2302?
|
|
0
|
11
|
March 29, 2026
|
|
What is the recommended end-to-end workflow for deploying a custom model on the G57D platform?
|
|
0
|
13
|
March 29, 2026
|
|
How to test models with images and live streaming video in G57D DevKit?
|
|
0
|
13
|
March 28, 2026
|
|
How to solve the boot issue from SD card and eMMC on G57M?
|
|
0
|
26
|
March 21, 2026
|