|
About the RFSoC Boards & Solutions category
|
|
0
|
16
|
May 15, 2026
|
|
Why does the [DRC PLHDIO-4] error occur during HDIO DRC checks while implementing the IBERT design in Vivado?
|
|
0
|
17
|
July 22, 2026
|
|
How to resolve FCS errors on G60M during 10G, 25G, 50G, 75G, and 100G Ethernet validation?
|
|
0
|
10
|
July 16, 2026
|
|
Does the RF Analyzer tool support runtime configuration of the PLL and sampling rate?
|
|
0
|
12
|
June 18, 2026
|
|
What is the difference between ZU49DR standard release FPGA design and ZU49DR 100G Ethernet FPGA design?
|
|
0
|
10
|
June 16, 2026
|
|
Why does "Evaluation License Warning" error is observed?
|
|
0
|
9
|
June 16, 2026
|
|
Why does the DMA reset timeout error occur while booting with the 100G-enabled design?
|
|
0
|
16
|
May 27, 2026
|
|
What is the power consumption of G60M SOM?
|
|
0
|
18
|
May 21, 2026
|
|
How to copy the PYNQ binaries to SD Card and what are the boot commands?
|
|
0
|
10
|
May 12, 2026
|
|
How to create SD card partitions and correct 'failed to load system.dtb' issue with G60M?
|
|
0
|
13
|
May 8, 2026
|
|
Does the clock files for ZU48DR LMX DAC and LMX ADC be the same?
|
|
0
|
12
|
May 8, 2026
|
|
What is the procedure for Dynamic Clock Configuration in PYNQ BSP?
|
|
0
|
12
|
April 29, 2026
|
|
What is the power supply part number used in G42D Devkit?
|
|
0
|
11
|
April 28, 2026
|
|
Why does the error occur that "no XSA or DTS file found" after performing a successful build?
|
|
0
|
14
|
April 15, 2026
|
|
Why a build directory is created in downloaded folder and why is the build directory empty after the petalinux operation?
|
|
0
|
11
|
April 15, 2026
|
|
Are GEM0 & GEM3 are enabled in the G60M design and to which connector are they connected?
|
|
0
|
17
|
April 15, 2026
|
|
How to embed a Python script to run upon startup? Is there a step by step procedure?
|
|
0
|
11
|
April 7, 2026
|
|
Why clock initializtion (init_rf_clks = False) is disabled in Jupyter notebooks?
|
|
0
|
12
|
April 7, 2026
|
|
Why does "component already exists" error during the BSP build process, and what are the recommended steps for a clean rebuild?
|
|
0
|
14
|
April 6, 2026
|
|
How to resolve the "UserWarning: Interrupt irq not created" & where to find UIO device for interrupt pin for IRQ number 12?
|
|
0
|
13
|
April 6, 2026
|
|
How to resolve the error "AttributeError: Could not find IP or hierarchy ‘radio’ in overlay"?
|
|
0
|
12
|
April 6, 2026
|
|
How the LMK and LMX clock synthesizers are configured for 245.760 MHz, and how to obtain the specific register settings for this frequency?
|
|
0
|
43
|
April 6, 2026
|
|
How the clock recovery option is provided in GTY transceivers and is there an example design to support it?
|
|
0
|
13
|
April 6, 2026
|
|
Is there an extra license that is needed for cmac_usplus in G42M ZU49DR RFSoC?
|
|
0
|
14
|
April 1, 2026
|
|
Can the software tools version of PYNQ 3.1 can be modified?
|
|
0
|
14
|
April 1, 2026
|
|
What is the procedure to be followed for PYNQ SD build in G60M?
|
|
0
|
16
|
April 1, 2026
|
|
How to generate ADC/DAC clock frequencies with bare-metal code for evaluation in G60M?
|
|
0
|
15
|
April 1, 2026
|
|
Where should the sdbuild directory be located?
|
|
0
|
14
|
March 31, 2026
|
|
How to verify the DPLL lock status of ZL30733 device in G42M ZU49DR SOM?
|
|
0
|
14
|
March 31, 2026
|
|
How to use the boot switches on the G42M SOM when the fan sink option is installed?
|
|
0
|
13
|
March 30, 2026
|