|
What are the steps to be followed to add the .bit file to the boot image?
|
|
0
|
2
|
April 30, 2026
|
|
How to remotely update the ZU19EG firmware (either bistream, BOOT files or rootfs) via ethernet interface in G35D?
|
|
0
|
7
|
April 12, 2026
|
|
How to load Vivado ML Enterprise License Edition?
|
|
0
|
15
|
April 1, 2026
|
|
How to obtain the required Vivado license to proceed with G35D development kit?
|
|
0
|
5
|
March 28, 2026
|
|
What is the solution when G35M gets stuck after loading BL31 in the Petalinux?
|
|
0
|
9
|
March 16, 2026
|
|
What is the specific Vivado license is required to work with the devices in G35D Devkit?
|
|
0
|
9
|
March 11, 2026
|
|
Which lane of PS-GTR is used for the USB0 in G35D Development kit?
|
|
0
|
9
|
March 7, 2026
|
|
How does the POR sequence delay impact the BootROM SD card initialization timeout on the Zynq UltraScale+ MPSoC?
|
|
0
|
24
|
February 7, 2026
|
|
What is the footprint compatibility for SD card level translator NVT4857 vs TXS0206?
|
|
0
|
18
|
February 7, 2026
|
|
What are the pinout differences of Samtec Firefly ECUO vs. PTMO & PCB routing optimization for firefly connector?
|
|
0
|
20
|
February 7, 2026
|
|
What is the PMOD voltage level in G35M Devkit?
|
|
0
|
18
|
February 7, 2026
|
|
Can the REFCLK_CH1 output from the Clock Synthesizer be shared with REFCLK_CH0?
|
|
0
|
14
|
February 7, 2026
|
|
How the JTAG signals in the FMC 'one-to-one' cable should be isolated?
|
|
0
|
11
|
February 7, 2026
|
|
What are the Ethernet Interface and Magnetics Configurations for the G35D Devkit?
|
|
0
|
12
|
February 6, 2026
|
|
What is the use of SI5341 Clock Synthesizer in G35D DevKit?
|
|
0
|
12
|
February 6, 2026
|
|
What is the MIO Pin Multiplexing Conflict: On-SOM GEM0 Ethernet vs. PS-PCIe Endpoint Reset on iG-G35D?
|
|
0
|
14
|
February 6, 2026
|
|
How to interface 3.3V Peripherals with 1.8V PS_IO signals on G35D DevKit?
|
|
0
|
11
|
February 5, 2026
|