|
How are the QSFP and SFP modules validated with the QSFP & SFP ports available in the G47D (KU19P) Kintex development kit?
|
|
0
|
7
|
May 26, 2026
|
|
How to Power up the FMC/FMC+ Card?
|
|
0
|
10
|
May 26, 2026
|
|
About the Kintex™ UltraScale+™: KU19P category
|
|
0
|
12
|
May 15, 2026
|
|
About the Virtex & Kintex Boards & Solutions category
|
|
0
|
7
|
May 15, 2026
|
|
What is the required procedure for powering up a third-party FMC module on the iW-RainboW-G47D if it does not power up automatically?
|
|
0
|
9
|
May 14, 2026
|
|
Why G47M Kintex Ultrascale+ SOM is not completely booting till kernel?
|
|
0
|
11
|
April 29, 2026
|
|
How to resolve the 'multiple definition of yylloc' build error encountered when compiling the U-Boot source code?
|
|
0
|
14
|
April 6, 2026
|
|
How to load the bit file automatically after power on?
|
|
0
|
11
|
March 31, 2026
|
|
Is it not possible to have more than 64 bits per location in a .mem file for updatemem in G47M?
|
|
0
|
12
|
March 31, 2026
|
|
How to test FPGA PCIe using G47M KU19P FPGA SOM?
|
|
0
|
12
|
March 30, 2026
|
|
Does PROGRAM_B pin drive the KU19P G47M SOM?
|
|
0
|
11
|
March 14, 2026
|
|
What are the troubleshooting timing violations on internal FPGA logic clocks and how to resolve the issue in the fabric clock domain?
|
|
0
|
27
|
January 29, 2026
|
|
Kintex™ Ultrascale+™ KU19P iG-G47M, Queries related to JTAG pins
|
|
0
|
16
|
January 29, 2026
|
|
How to resolve the Design Compilation Error while routing clocks from Global Clock (GC) pins to an MMCM?
|
|
0
|
25
|
January 29, 2026
|
|
Why is the FPGA not detected in Vivado Hardware Manager, and why does FPGA flashing fail?
|
|
0
|
22
|
January 29, 2026
|
|
How to enumerate USB flash drive successfully to KU19P G47M?
|
|
0
|
18
|
January 29, 2026
|
|
What does M[0:2] configuration pins define in KU19P G47M?
|
|
0
|
14
|
January 29, 2026
|
|
How to access USB2.0-OTG connector in KU19P G47M SOM?
|
|
0
|
15
|
January 29, 2026
|
|
What is the procedure to add the board files to the Vivado Installation Directory in KU19P G47M?
|
|
0
|
18
|
January 29, 2026
|
|
How to dump the bit file to Vivado Lab Edition tool in KU19P G47M?
|
|
0
|
18
|
January 29, 2026
|
|
At what voltage does Banks 66/67/88/92 operate at U-Boot in iG-G47M (KU19P)?
|
|
0
|
15
|
January 29, 2026
|
|
What is the simple way to load the binaries through USB cable in KU19P G47M?
|
|
0
|
17
|
January 29, 2026
|
|
What are the reference voltages for the PL banks?
|
|
0
|
16
|
January 28, 2026
|
|
How to update FMC EEPROM dts nodes in u-boot?
|
|
0
|
25
|
January 27, 2026
|
|
Why are the custom FMC EEPROMs failing to be detected (probed)?
|
|
0
|
21
|
January 27, 2026
|
|
What is the exact FPGA device name (code) used in KU19P G47M SoM?
|
|
0
|
16
|
January 8, 2026
|
|
To which FPGA pin the external oscillator is provided and what is the frequency provided in G47M SOM KU19P?
|
|
0
|
15
|
January 8, 2026
|
|
How to enable the FMC power in U-boot?
|
|
0
|
21
|
January 8, 2026
|