|
Which USB PHY is used in G36M? Is it possible to adjust USB PHY to the 38.4MHz rate, also modifying the USB PHY reference clock will it impact the Linux Device Tree/Driver?
|
|
0
|
1
|
April 9, 2026
|
|
What reference is used to generate the Synthesizer Clocks (PLL’s) in G36M MPSoC SOM?
|
|
0
|
2
|
April 8, 2026
|
|
What is the switching frequency of the switching power regulators used in G36M SOM?
|
|
0
|
1
|
April 8, 2026
|
|
Does VRTC_3V0 feed the VCC_PSBATT signal in G36M SOM?
|
|
0
|
1
|
April 7, 2026
|
|
Is SYS_SYNC_CLOCKP/SYS_SYNC_CLOCKN supported in G36D Dev Kit?
|
|
0
|
2
|
April 7, 2026
|
|
Why is the QSFP+ interface on the base board not functional with the ZU5EV SOM, and how can high-speed interfaces be accessed instead?
|
|
0
|
5
|
March 22, 2026
|