|
How to load Vivado ML Enterprise License Edition?
|
|
0
|
203
|
April 1, 2026
|
|
How to resolve the booting issue with JTAG using the petalinux-boot?
|
|
0
|
87
|
December 30, 2025
|
|
What are the steps to resolve the PTP issue on GEM0?
|
|
0
|
75
|
March 22, 2026
|
|
What does the PS_ERROR_OUT-LED status indicate and how the boot mode indicators are verified?
|
|
0
|
68
|
February 5, 2026
|
|
What are the Boot Switch & Debug Port Settings and how to Power ON the i.MX95 SMARC SOM Development Platform with iG-G61D?
|
|
0
|
74
|
January 28, 2026
|
|
What are the MIPI CSI D-PHY Configuration (HP Banks) in iG-G30M ZU7EV SOM?
|
|
0
|
57
|
February 6, 2026
|
|
What guidelines should be followed while using a custom XSA/HDF generated from Vivado in a PetaLinux or Yocto environment?
|
|
0
|
78
|
June 22, 2026
|
|
What are the pinout differences of Samtec Firefly ECUO vs. PTMO & PCB routing optimization for firefly connector?
|
|
0
|
61
|
February 7, 2026
|
|
What license is required for generating the bitstream while using JESD IPs?
|
|
0
|
50
|
May 26, 2026
|
|
What is the configuration of PUDC_B pin on G35M & G30M SOM?
|
|
0
|
54
|
February 7, 2026
|
|
How does the POR sequence delay impact the BootROM SD card initialization timeout on the Zynq UltraScale+ MPSoC?
|
|
0
|
60
|
February 7, 2026
|
|
Not able to access any of the eFUSEs via software. What is the procedure to program the eFUSEs & enable secure boot in Zynq Ultrascale+ devices?
|
|
0
|
51
|
January 16, 2026
|
|
How to identify the Processor System (PS) is out of control or under error?
|
|
0
|
51
|
January 16, 2026
|
|
Why does the Boot from SD Fail with G30D Devkit? Is there an Errata?
|
|
0
|
83
|
February 11, 2026
|
|
What are the recommended resistor values (PU or PD) on the customer boards to boot from eMMC in G50M i.MX93 OSM?
|
|
0
|
38
|
December 30, 2025
|
|
At what voltage does RGMII operate and provide RMII signal connection along with level translator on G50M OSM SOM?
|
|
0
|
37
|
April 2, 2026
|
|
How to resolve a duplicate MAC address conflict across multiple devices?
|
|
0
|
32
|
March 31, 2026
|
|
What are the debug port specifications, procedure to flash the SD card using UUU tool on Windows and how to make the SD card bootable with rootfs.wic image?
|
|
0
|
37
|
January 8, 2026
|
|
What is the USB Host controller used in G34M Mini Q7 SoM and what are its configuration strap pins?
|
|
0
|
29
|
June 16, 2026
|
|
Is Wayland backend used in i.MX8 platform (in Linux)?
|
|
0
|
36
|
April 9, 2026
|
|
What is the specific Vivado license is required to work with the devices in G35D Devkit?
|
|
0
|
38
|
March 11, 2026
|
|
How to apply patch for uboot, kernel in YOCTO?
|
|
0
|
39
|
December 16, 2025
|
|
What is the specific voltage level for I/O of uSDHC2 interface (SD2_VSELECT)? and how to change the I/O voltage for uSDHC2 interface?
|
|
0
|
35
|
December 31, 2025
|
|
When is the Yocto wrynose (LTS 2026) expected to release?
|
|
0
|
36
|
June 23, 2026
|
|
What are the U-Boot commands to initialize and start an SD boot on iWave SOM?
|
|
0
|
34
|
April 30, 2026
|
|
How to create SDT from XSA file?
|
|
0
|
29
|
April 17, 2026
|
|
What is the maximum operating temperature for Zynq UltraScale+ ZU19EG MPSoC SOM?
|
|
0
|
39
|
February 7, 2026
|
|
How to clean the FSBL firmware build and is it possible to provide work directories for pmufw, atf and u-boot?
|
|
0
|
31
|
April 17, 2026
|
|
What is the power consumption of i.MX8M Plus QuadLite vs Quad?
|
|
0
|
28
|
March 22, 2026
|
|
What are the clocking requirements for PCIe Root Port and Endpoint modes?
|
|
0
|
39
|
February 7, 2026
|
|
Why does Vivado custom memory part CSV produce a “out of date” issue with Windows PC?
|
|
0
|
39
|
February 7, 2026
|
|
What are the troubleshooting timing violations on internal FPGA logic clocks and how to resolve the issue in the fabric clock domain?
|
|
0
|
34
|
January 29, 2026
|
|
How to resolve the Design Compilation Error while routing clocks from Global Clock (GC) pins to an MMCM?
|
|
0
|
35
|
January 29, 2026
|
|
Which component in Petalinux configures the DDR attached to PS?
|
|
0
|
41
|
January 8, 2026
|
|
Is the PS-GTR Reference Resistor (PS_MGTRREF) present in G30M ZU7EV SOM?
|
|
0
|
34
|
February 6, 2026
|
|
What is the HP Bank Voltage for Banks 64 & 66 in G30M ZU7EV SOM?
|
|
0
|
34
|
February 6, 2026
|
|
How to locate and control the PMOD GPIOs on the G35D devkit within the Zynq UltraScale+ MPSoC environment?
|
|
0
|
30
|
April 24, 2026
|
|
What is the work around for facing bitbake command issues during yocto compilation?
|
|
0
|
37
|
January 14, 2026
|
|
How is the ON_OFF_BUTTON connected on the carrier board in G33M i.MX8M SMARC SoM?
|
|
0
|
35
|
January 13, 2026
|
|
How to add a new layer in YOCTO?
|
|
0
|
28
|
December 16, 2025
|
|
Is 240ohm MIPI D-PHY termination resistor present on the iG-G35M SOM HP Bank?
|
|
0
|
39
|
February 6, 2026
|
|
How to enable eMMC write protection capabilities in hardware (G35M SOM)?
|
|
0
|
36
|
February 5, 2026
|
|
What are the steps to be followed to add the .bit file to the boot image?
|
|
0
|
26
|
April 30, 2026
|
|
How to obtain the required Vivado license to proceed with G35D development kit?
|
|
0
|
31
|
March 28, 2026
|
|
What configuration changes are required to boot G28M (Zynq-7020) module via JTAG?
|
|
0
|
30
|
January 16, 2026
|
|
Unable to clone the iWave YOCTO and standalone sources. It shows git error or it asks for username and password during the clone
|
|
0
|
30
|
November 28, 2025
|
|
Why does "Error sending bitstream" & "Failed to load FPGA file from MMC" appear and what is the solution?
|
|
0
|
22
|
June 4, 2026
|
|
How to solve the Boot Issues while booting from SD Card using G35M SOM?
|
|
0
|
30
|
March 18, 2026
|
|
What are the minimum required signals on B2B connectors that are needed for FPGA to function?
|
|
0
|
36
|
February 7, 2026
|
|
Is the FMC board compatible with Xilinx Evaluation Board VCU108?
|
|
0
|
33
|
February 7, 2026
|