|
What is the HD Bank IO levels of G35M ZU19/ZU17/ZU11 SOM and can it be configured in software?
|
|
0
|
3
|
May 6, 2026
|
|
How to switch from sysvinit to systemctl in the rootfs in G35M MPSoC SOM?
|
|
0
|
4
|
May 4, 2026
|
|
What are the U-Boot commands to initialize and start an SD boot on iWave SOM?
|
|
0
|
6
|
April 30, 2026
|
|
What are the steps to be followed to add the .bit file to the boot image?
|
|
0
|
2
|
April 30, 2026
|
|
How to locate and control the PMOD GPIOs on the G35D devkit within the Zynq UltraScale+ MPSoC environment?
|
|
0
|
3
|
April 24, 2026
|
|
Does G35M SOM support BBRAM? Is there an application note for BBRAM?
|
|
0
|
2
|
April 20, 2026
|
|
How to clean the FSBL firmware build and is it possible to provide work directories for pmufw, atf and u-boot?
|
|
0
|
2
|
April 17, 2026
|
|
How to remotely update the ZU19EG firmware (either bistream, BOOT files or rootfs) via ethernet interface in G35D?
|
|
0
|
7
|
April 12, 2026
|
|
How would to add arguments to the boot command while isolating core 3 in the yocto image?
|
|
0
|
5
|
March 30, 2026
|
|
How to build the image(s) with a read-only file system in G35M SOM?
|
|
0
|
2
|
March 30, 2026
|
|
How to obtain the required Vivado license to proceed with G35D development kit?
|
|
0
|
5
|
March 28, 2026
|
|
While building a custom bitstream, why does the Xilinx IP shows that the license is only available for simulation?
|
|
0
|
3
|
March 27, 2026
|
|
What is the resistor value of VRP pin G35M SOM?
|
|
0
|
4
|
March 19, 2026
|
|
How to solve the Boot Issues while booting from SD Card using G35M SOM?
|
|
0
|
4
|
March 18, 2026
|
|
What is the solution when G35M gets stuck after loading BL31 in the Petalinux?
|
|
0
|
9
|
March 16, 2026
|
|
Is it advisable to leave SD1_PWR & SD_CD left unconnected?
|
|
0
|
4
|
March 14, 2026
|
|
What is the SW6 Switch settings for connecting to the board via JTAG Cable?
|
|
0
|
6
|
March 14, 2026
|
|
What is the supported voltage and the current drawn in VRTC pin, G35M SOM?
|
|
0
|
6
|
March 13, 2026
|
|
What are the configurations for Low power consumption in G35M SOM?
|
|
0
|
21
|
February 7, 2026
|
|
What are the minimum required signals on B2B connectors that are needed for FPGA to function?
|
|
0
|
14
|
February 7, 2026
|
|
What are the timing requirements for SD card boot in G35M MPSoC SOM?
|
|
0
|
17
|
February 7, 2026
|
|
Why does Vivado custom memory part CSV produce a “out of date” issue with Windows PC?
|
|
0
|
17
|
February 7, 2026
|
|
Which IO can be configued for PCIe Reset in G35M SOM?
|
|
0
|
14
|
February 7, 2026
|
|
Are the boot media pins connected to the Board to Board Connector?
|
|
0
|
14
|
February 7, 2026
|
|
What is the maximum operating temperature for Zynq UltraScale+ ZU19EG MPSoC SOM?
|
|
0
|
13
|
February 7, 2026
|
|
Are PL DDR4 pinouts are available in IO_constraints.xdc?
|
|
0
|
14
|
February 7, 2026
|
|
How much current can the 5V Fan output provide on the ZU19EG G35M SOM?
|
|
0
|
10
|
February 7, 2026
|
|
How the clock initialization & DTS are configured in G35M SOM?
|
|
0
|
15
|
February 7, 2026
|
|
What is the configuration of PUDC_B pin on G35M & G30M SOM?
|
|
0
|
19
|
February 7, 2026
|
|
Can JTAG-HS2/HS3 cable be connected to G35M SOM?
|
|
0
|
11
|
February 6, 2026
|