|
About the ZU7/ZU5/ZU4 category
|
|
0
|
2
|
May 15, 2026
|
|
What is the IO Voltage on Bank 65 and Bank 66 on ZU3EG?
|
|
0
|
3
|
June 9, 2026
|
|
How must the reference clock for the endpoint configuration be sourced on the FMC-to-PCIe Adapter?
|
|
0
|
4
|
June 2, 2026
|
|
Can FMC to PCIe Adapter 1 GBTCLK0_M2C (100 MHz) be used to drive GTH223 REFCLK0 for the PL side xDMA (PCIe x2) Root Port?
|
|
0
|
2
|
June 2, 2026
|
|
Can VCU take video input stream directly on the fly and what is the command for the processed VCU?
|
|
0
|
2
|
May 25, 2026
|
|
What is the functionality of SI5341B-D-GM clock synthesizer chip used in G30M/G30D?
|
|
0
|
6
|
May 18, 2026
|
|
What are the FPGA pins that support 300MHz clock input to on G30M/G30D?
|
|
0
|
7
|
May 18, 2026
|
|
What are the FPGA pins that support 100MHz clock input to G30M/G30D?
|
|
0
|
3
|
May 18, 2026
|
|
How to change the default IO voltage for Bank46 on the ZU3EG variant of the iW-G36M SOM?
|
|
0
|
8
|
May 8, 2026
|
|
What is the solderable spacer part, its manufacturer and its recommendations?
|
|
0
|
5
|
May 8, 2026
|
|
How to configure the clocks to support 10G Ethernet without adding FMC cards?
|
|
0
|
7
|
April 22, 2026
|
|
What is the detailed clock distribution architecture of the G30M SOM, specifically regarding the PS and PL reference clocks and the source for the PCIe bridge?
|
|
0
|
6
|
April 20, 2026
|
|
What command is used to check the kernel clk_summary if refclk prints are missing during boot?
|
|
0
|
5
|
April 20, 2026
|
|
Is it possible to configure bank 64 voltage in G30M?
|
|
0
|
8
|
April 14, 2026
|
|
How to read the SOC temperature in G30M ZU7CG?
|
|
0
|
4
|
April 14, 2026
|
|
What are the voltage levels for PL HD Banks 45 and 46, and how are they configured in the FSBL?
|
|
0
|
4
|
April 14, 2026
|
|
How to disable SATA & display port from system-user.dtsi in G30M?
|
|
0
|
5
|
April 7, 2026
|
|
What are the required configuration settings for the QEMU emulator on G30M SOM?
|
|
0
|
6
|
April 7, 2026
|
|
How are the SPI Clock, PS and PL IO pins connected to the B2B connector in G30M?
|
|
0
|
8
|
April 6, 2026
|
|
What are the workarounds for RTC drift issue using G30M MPSoC SOM?
|
|
0
|
11
|
April 1, 2026
|
|
How to resolve a duplicate MAC address conflict across multiple devices?
|
|
0
|
9
|
March 31, 2026
|
|
How to resolve "Kernel Panic" error while booting from SD Card?
|
|
0
|
5
|
March 31, 2026
|
|
How to build the project with custom .xsa file in G30M?
|
|
0
|
8
|
March 31, 2026
|
|
How to configure the clock in FSBL in G30M SOM?
|
|
0
|
5
|
March 31, 2026
|
|
Is it feasible to modify the FPGA architecture and generate a revised XSA file for software handoff?
|
|
0
|
5
|
March 22, 2026
|
|
Why does the Boot from SD Fail with G30D Devkit? Is there an Errata?
|
|
0
|
58
|
February 11, 2026
|
|
Can G35M SOM can communicate with G30M SOM over PCIe link?
|
|
0
|
14
|
February 7, 2026
|
|
Is the Environment testing & Conformal Coating done with G30M SOM series?
|
|
0
|
11
|
February 7, 2026
|
|
What are the additional settings required to change the Boot Mode to JTAG mode in G30M SOM?
|
|
0
|
10
|
February 7, 2026
|
|
Is the PS-GTR Reference Resistor (PS_MGTRREF) present in G30M ZU7EV SOM?
|
|
0
|
19
|
February 6, 2026
|