|
About the Agilex™ 7 R31A/B/C category
|
|
0
|
6
|
May 15, 2026
|
|
Why there is a mismatch with the bytes transmitted to the NVME IP input (slave axis user) and the bytes stored by NVME IP from the following regs?
|
|
0
|
15
|
June 19, 2026
|
|
Why does "Error sending bitstream" & "Failed to load FPGA file from MMC" appear and what is the solution?
|
|
0
|
18
|
June 4, 2026
|
|
What is the correct procedure for replacing the .sof file with the custom design and what are the other additional verification steps?
|
|
0
|
12
|
June 3, 2026
|
|
For what is the JIC file used and where does the root filesystem gets stored in the eMMC Device?
|
|
0
|
9
|
June 3, 2026
|
|
How to update the complete QSPI image and flash the image from Linux?
|
|
0
|
14
|
May 21, 2026
|
|
Is there a way to program the .sof file from the target ARM, or any other way without a JTAG cable?
|
|
0
|
16
|
May 20, 2026
|
|
Why does the error happen from Quartus when trying to generate the JIC?
|
|
0
|
10
|
April 29, 2026
|
|
Why does the poky directory appear to be empty in a submodule?
|
|
0
|
11
|
April 29, 2026
|
|
How to enable the driver to use mSGDMA in G43M Agilex 7 SOM?
|
|
0
|
8
|
April 27, 2026
|
|
What is the preferred/recommended method of transferring data between the HPS and the fabric?
|
|
0
|
15
|
April 25, 2026
|
|
What are the MSEL settings for JTAG mode in G43D Devkit?
|
|
0
|
13
|
April 24, 2026
|
|
Which programming interface does G43D support by default?
|
|
0
|
12
|
April 2, 2026
|
|
How to paste/connect the heat sink to G43D Agilex 7 Devkit?
|
|
0
|
14
|
April 2, 2026
|
|
How to Power ON/ Enable FMC+ Connector 2 in G43M Agilex 7 (R31B) devkit (G43D)?
|
|
0
|
12
|
March 23, 2026
|
|
Are there any transceiver connector to FMC Connector 3 in G43M Agilex 7 (R31B) devkit (G43D)?
|
|
0
|
11
|
March 23, 2026
|
|
Can the boot mode between USB and SD card be controlled by U-boot?
|
|
0
|
11
|
March 14, 2026
|
|
What is the power budget requirement for G43D Carrier card?
|
|
0
|
14
|
January 8, 2026
|
|
What is the step-by-step flow with switch position at each step (SW1 and SW6) in G43M Agilex 7?
|
|
0
|
19
|
January 8, 2026
|
|
How to set QSFP to normal operation (allowing the device to come out of reset)?
|
|
0
|
11
|
January 8, 2026
|
|
How to load the .rbf file in USB in G43M Agilex 7?
|
|
0
|
15
|
January 8, 2026
|
|
What are the steps to load the .rbf file in linux version 6.6.22-altera in G43M Agilex 7?
|
|
0
|
13
|
January 8, 2026
|
|
What is the functionality of TEMPDIODE pin in G43M Agilex 7?
|
|
0
|
16
|
January 8, 2026
|
|
How to work with the IO command Queue and what is the usage for this queue?
|
|
0
|
12
|
January 8, 2026
|
|
How to correct the Syntax error during the MACHINE condition check?
|
|
0
|
13
|
January 8, 2026
|
|
What is the voltage and power consumption of 2E &2F banks in G43M Agilex 7?
|
|
0
|
12
|
January 8, 2026
|
|
What is the sequence that needs to be done with the "Cage" control signal + I2C?
|
|
0
|
14
|
January 8, 2026
|
|
What is the functionality of VIO_BANK pins in G43M Agilex 7?
|
|
0
|
14
|
January 8, 2026
|
|
What is the Ref clock provided to the FPGA EMIF? And the clock rate of the DDR?
|
|
0
|
10
|
January 8, 2026
|
|
What is the differential bank voltage for G43M Agilex 7 R31B?
|
|
0
|
14
|
January 8, 2026
|