|
About the ZU49/ZU39/ZU29DR category
|
|
0
|
5
|
May 15, 2026
|
|
Does the RF Analyzer tool support runtime configuration of the PLL and sampling rate?
|
|
0
|
12
|
June 18, 2026
|
|
What is the difference between ZU49DR standard release FPGA design and ZU49DR 100G Ethernet FPGA design?
|
|
0
|
10
|
June 16, 2026
|
|
Why does "Evaluation License Warning" error is observed?
|
|
0
|
9
|
June 16, 2026
|
|
Why does the DMA reset timeout error occur while booting with the 100G-enabled design?
|
|
0
|
16
|
May 27, 2026
|
|
What is the procedure for Dynamic Clock Configuration in PYNQ BSP?
|
|
0
|
12
|
April 29, 2026
|
|
What is the power supply part number used in G42D Devkit?
|
|
0
|
11
|
April 28, 2026
|
|
Why clock initializtion (init_rf_clks = False) is disabled in Jupyter notebooks?
|
|
0
|
12
|
April 7, 2026
|
|
How to resolve the "UserWarning: Interrupt irq not created" & where to find UIO device for interrupt pin for IRQ number 12?
|
|
0
|
13
|
April 6, 2026
|
|
How to resolve the error "AttributeError: Could not find IP or hierarchy ‘radio’ in overlay"?
|
|
0
|
12
|
April 6, 2026
|
|
How the LMK and LMX clock synthesizers are configured for 245.760 MHz, and how to obtain the specific register settings for this frequency?
|
|
0
|
43
|
April 6, 2026
|
|
How the clock recovery option is provided in GTY transceivers and is there an example design to support it?
|
|
0
|
13
|
April 6, 2026
|
|
Is there an extra license that is needed for cmac_usplus in G42M ZU49DR RFSoC?
|
|
0
|
14
|
April 1, 2026
|
|
How to verify the DPLL lock status of ZL30733 device in G42M ZU49DR SOM?
|
|
0
|
14
|
March 31, 2026
|
|
How to use the boot switches on the G42M SOM when the fan sink option is installed?
|
|
0
|
13
|
March 30, 2026
|
|
How to use rootfs from the second partition of the SD card?
|
|
0
|
9
|
March 30, 2026
|
|
Which Petalinux tool should be used either "Product Update" or "Full Product Installation"?
|
|
0
|
8
|
March 27, 2026
|
|
What are the Linux block device nodes for the onboard eMMC and the Micro SD card?
|
|
0
|
11
|
March 26, 2026
|
|
What are the clock frequencies for the ZL output, LMK inputs/outputs, and the LMX inputs/outputs for the ADC and DAC signal chains?
|
|
0
|
16
|
March 26, 2026
|
|
XFSBL_ERROR_I2C_WRITE XFSBL_ERROR_I2C_WRITE Zynq MP First Stage Boot Loader, indicate that an I2C_Write operation has failed?
|
|
0
|
7
|
March 26, 2026
|
|
How to configure PMIC in Zynq UltraScale+ ZU49DR RFSoC SOM?
|
|
0
|
13
|
March 26, 2026
|
|
Does iWave support PetaLinux in their platforms?
|
|
0
|
11
|
March 26, 2026
|
|
How to customize the FSBL in PetaLinux 2024.2?
|
|
0
|
11
|
March 26, 2026
|
|
Is it possible to shift each DAC channel individually with a defined constant phase against a reference channel?
|
|
0
|
9
|
March 26, 2026
|
|
Is it possible to create yocto project without any BSP and only using XSA?
|
|
0
|
10
|
March 26, 2026
|
|
How to boot Linux build through eMMC mode on clean FPGA?
|
|
0
|
12
|
March 26, 2026
|
|
What is the solution if “libmetal-xlnx” and “busybox” package build fails
|
|
0
|
10
|
March 26, 2026
|
|
How to program the PL automatically by using PS in G42M SOM?
|
|
0
|
7
|
March 26, 2026
|
|
How to create sample design and build the BSP with the XSA file?
|
|
0
|
12
|
March 26, 2026
|
|
Why compilation error occurs with Ubuntu 20.04 and what are the work around?
|
|
0
|
7
|
March 26, 2026
|