|
Why compilation error occurs with Ubuntu 20.04 and what are the work around?
|
|
0
|
8
|
March 26, 2026
|
|
What is the process to validate the LMX and LMK frequencies?
|
|
0
|
10
|
March 26, 2026
|
|
Which application is used to burn BOOT.bin on a brand new QSPI flash (with JTAG programmer)?
|
|
0
|
12
|
March 26, 2026
|
|
DAC_AVTT is connected to 3V or 2.5V in Zynq UltraScale+ RFSoC ZU49/ZU48DR?
|
|
0
|
18
|
March 26, 2026
|
|
How to program Zynq UltraScale+ ZU49/ZU48DR RFSoC SOM with new clock configuration?
|
|
0
|
17
|
March 26, 2026
|
|
What is the maximum sampling rate for G42M/G60M (ZU49DR/ZU48DR)?
|
|
0
|
24
|
March 26, 2026
|
|
How to load Vivado ML EnterpriseLicense Edition?
|
|
0
|
19
|
March 26, 2026
|
|
How VADJ voltage is generated in G42D Devkit?
|
|
0
|
10
|
March 26, 2026
|
|
How to enable FMC+ Connector - Power ON in Baremetal (G42M)?
|
|
0
|
14
|
March 26, 2026
|
|
How to update the clock files in G42M ZU29DR?
|
|
0
|
15
|
March 26, 2026
|
|
What are the steps to be followed for booting G42M using Micro SD?
|
|
0
|
18
|
March 26, 2026
|
|
How to program the QSPI flash using Vitis or Vivado? Is it also possible to program it using only Tcl scripts?
|
|
0
|
19
|
March 24, 2026
|
|
How to connect G42M ZU49DR directly to an Ubuntu desktop?
|
|
0
|
14
|
March 24, 2026
|
|
Is 100G Ethernet support included in the BSP for the G42M ZU49DR?
|
|
0
|
14
|
March 24, 2026
|
|
What is the Clocking Configuration used in G42M SOM?
|
|
0
|
18
|
March 12, 2026
|
|
How to identify why the kernel is stuck while booting G42M SOM using SD card?
|
|
0
|
20
|
March 11, 2026
|
|
How to perform LOOPBACK Testing using RF Analyzer tool in G42M SOM?
|
|
0
|
21
|
February 3, 2026
|
|
What is the ADC Frequency support in G42M ZU49DR?
|
|
0
|
28
|
February 3, 2026
|
|
What are the Multi-Tile Synchronization (MTS) Alignment Observations & Known Issues with RF Analyzer in G42M SOM RFSoC?
|
|
0
|
20
|
February 2, 2026
|
|
What is the procedure for configuring the RF Analyzer on the G42M (ZU49DR) SOM?
|
|
0
|
20
|
February 2, 2026
|
|
How to solve the Boot Issues while booting from SD Card using G42M SOM?
|
|
0
|
28
|
February 2, 2026
|
|
Which PL I2C0 /I2C1 interfaces are connected to G42M RFSoC?
|
|
0
|
18
|
February 2, 2026
|
|
How does the PL system monitor pins support both single-ended and differential analog inputs?
|
|
0
|
14
|
January 28, 2026
|
|
Are the on-chip PLLs in each of the DAC and ADC tiles disabled?
|
|
0
|
25
|
January 28, 2026
|
|
What is the sampling rate set in Zynq Ultrascale+ RFSoC (ZU49/39/29DR) G42M SOM?
|
|
0
|
23
|
January 28, 2026
|
|
How is the Clock Line connections between the SOM and the Carrier board on G42M SOM?
|
|
0
|
17
|
January 28, 2026
|
|
What is the Power Estimation for the ZU49DR -1 industrial with 75% FPGA utilisation?
|
|
0
|
19
|
January 28, 2026
|
|
What are the signal level requirements for the Boot Switch on the G42M SOM?
|
|
0
|
19
|
January 28, 2026
|
|
How to get the preset for PS with all the required parameters for G42M?
|
|
0
|
19
|
January 28, 2026
|
|
What are the instability issue when using the AMD RF Analyzer?
|
|
0
|
17
|
January 28, 2026
|