To resolve the PLL lock failure during Kernel initialization, it is necessary to disable the clock synthesizer driver. Update the status of si5341_cs1 node to 'disabled' in the Device Tree file (arch/arm/boot/dts/ls1021a_iwg47m.dts) and recompile the binaries.
For further product inquiries, please get in touch with our sales team at mktg@iwave-global.com
Please find the detailed product information here:
Virtex™ UltraScale+™ System on Module