|
About the Virtex™ UltraScale+™: VU13P category
|
|
0
|
12
|
May 15, 2026
|
|
How to configure QSFP control signals in U-Boot?
|
|
0
|
11
|
July 16, 2026
|
|
Is it possible to hold the Layerscape in reset in G47M SOM?
|
|
0
|
11
|
April 20, 2026
|
|
Does the battery powered BRAM is properly connected and/or fuse power voltage?
|
|
0
|
12
|
April 13, 2026
|
|
How is the SYSMON anaolg input and SYSMON_VP signal conenction in VU13P G47M SOM?
|
|
0
|
11
|
April 7, 2026
|
|
How to disconnect the Layerscape from the I2C bus in VU13P G47D Dev Kit?
|
|
0
|
10
|
April 7, 2026
|
|
How to access the I2C devices connected to LS I2C2 bus viz Zynq Development Kit?
|
|
0
|
11
|
April 1, 2026
|
|
What is the 12V rail current rating per FMC specification, and how is this supply controlled on the G47M VU13P SOM?
|
|
0
|
13
|
March 29, 2026
|
|
How to check the LPMODE status in G47M?
|
|
0
|
12
|
March 13, 2026
|
|
How are the clocks configured in G47M?
|
|
0
|
15
|
March 13, 2026
|
|
How is the battery deployed in G47D Devkit?
|
|
0
|
12
|
March 13, 2026
|
|
What are the limiting part(s) that prevent -40°C to +70°C (or +85°C)?
|
|
0
|
14
|
March 13, 2026
|
|
What is the input power supported in G47D DevKit?
|
|
0
|
12
|
March 13, 2026
|
|
How to establish the JTAG connection using the Virtex UltraScale+ FPGA SOM Development Platform (iG-G47D)?
|
|
0
|
23
|
February 9, 2026
|
|
What is the hardware setup guide for iWave iG-G47D Virtex UltraScale+ SOM: Power-on sequence and default UART debug port configuration?
|
|
0
|
19
|
February 9, 2026
|
|
What is the SOMPWR_EN signal functionalilty and how much is the standby current in G52M SOM?
|
|
0
|
14
|
February 2, 2026
|
|
How to resolve the PLL Lock failure in iG-G47M VU7P SOM?
|
|
0
|
16
|
February 2, 2026
|
|
What are the Pin and Bank Migration Details of Virtex UltraScale+ SOM iG-G47M VU7P?
|
|
0
|
17
|
February 2, 2026
|
|
When to use CodeWarrior tool with iG-G47M VU7P?
|
|
0
|
14
|
February 2, 2026
|
|
Does G47M (VU7P) support SDIO interface?
|
|
0
|
18
|
February 2, 2026
|
|
What is the default selection in VU13P iG-G47M Virtex SOM?
|
|
0
|
13
|
February 2, 2026
|
|
What is the procedure for routing CMAC debug ports to GPIOs on a bare-metal platform?
|
|
0
|
15
|
February 2, 2026
|
|
How to communicate with QSFP Modules through i2C (Read, Write & Verify) in G47M?
|
|
0
|
18
|
February 2, 2026
|
|
How to program the U-boot in NOR Flash?
|
|
0
|
16
|
February 2, 2026
|
|
Is it possible to remotely program the FPGA & QSPI flash?
|
|
0
|
15
|
January 30, 2026
|
|
How is the QSFP28 connectivity with VU13P Virtex iG-G47D?
|
|
0
|
16
|
January 30, 2026
|
|
What is the FPGA I/O voltage level on the Board-to-Board connector of the G47M Virtex VU7P SOM?
|
|
0
|
16
|
January 8, 2026
|