|
What is the reference clock requirement for the USB 3.0 interface on the Agilex 5 Development Kit?
|
|
0
|
20
|
July 15, 2026
|
|
Why is the USB Type-C port not recognized as a programming port on the Agilex 5 Dev Kit?
|
|
0
|
14
|
July 14, 2026
|
|
Why there is no activity on the UART, after programming the binaries JIC file?
|
|
0
|
11
|
April 28, 2026
|
|
Does iWave have G58D DisplayPort TPG example design and is it possible to share it?
|
|
0
|
10
|
April 7, 2026
|
|
Is it necessary to reprogram the DP reference clock to 150MHz?
|
|
0
|
11
|
April 2, 2026
|
|
Is there any reference design for implementing display port TX link in a PL Design?
|
|
0
|
14
|
April 2, 2026
|
|
How the HVIO bank voltages are configured in G58M Agilex 5?
|
|
0
|
14
|
April 2, 2026
|
|
Can the G58D Devkit's PCIe port be configured as both a Root-Port and an End Point?
|
|
0
|
12
|
March 30, 2026
|
|
What is the supported power on 12V & 3.3V rail in G58D Agilex 5 SoC FPGA?
|
|
0
|
18
|
March 30, 2026
|
|
How to support SDI loopback and are there any sample projects that use SDI TX and RX?
|
|
0
|
9
|
March 28, 2026
|
|
How to change the SGMII reference clock at runtime?
|
|
0
|
11
|
March 27, 2026
|
|
Is the SGMII link the only connection between the FPGA and the SOM? Are there any other reference clocks, MDIO lanes, etc. available for the end-user?
|
|
0
|
10
|
March 27, 2026
|
|
How SGMII is connected to EMAC0 interface of Agilex 5 SoC?
|
|
0
|
13
|
March 27, 2026
|
|
How to modify the iWave delivered programming files in G58D Agilex 5?
|
|
0
|
10
|
March 22, 2026
|
|
How to rectify if the USB pendrive is not detected properly with G58D devkit?
|
|
0
|
12
|
March 11, 2026
|