|
How to configure the clocks to support 10G Ethernet without adding FMC cards?
|
|
0
|
9
|
April 22, 2026
|
|
What is the detailed clock distribution architecture of the G30M SOM, specifically regarding the PS and PL reference clocks and the source for the PCIe bridge?
|
|
0
|
6
|
April 20, 2026
|
|
Does G35M SOM support BBRAM? Is there an application note for BBRAM?
|
|
0
|
4
|
April 20, 2026
|
|
What command is used to check the kernel clk_summary if refclk prints are missing during boot?
|
|
0
|
5
|
April 20, 2026
|
|
Are the ZU5EV and ZU3EG SOMS pin compatible?
|
|
0
|
4
|
April 20, 2026
|
|
How to clean the FSBL firmware build and is it possible to provide work directories for pmufw, atf and u-boot?
|
|
0
|
6
|
April 17, 2026
|
|
How to create SDT from XSA file?
|
|
0
|
13
|
April 17, 2026
|
|
Is it possible to do the current and power consumption for each interface in G36M SOM?
|
|
0
|
3
|
April 16, 2026
|
|
Is it possible to disable the Gigabit Ethernet PHY on the SOM to conserve power?
|
|
0
|
3
|
April 16, 2026
|
|
Is it possible to configure bank 64 voltage in G30M?
|
|
0
|
8
|
April 14, 2026
|
|
How is the 1.5V regulated for the VCC_PSBATT pin on the MPSoC G36M ZU3EG?
|
|
0
|
6
|
April 14, 2026
|
|
How to read the SOC temperature in G30M ZU7CG?
|
|
0
|
4
|
April 14, 2026
|
|
What are the voltage levels for PL HD Banks 45 and 46, and how are they configured in the FSBL?
|
|
0
|
4
|
April 14, 2026
|
|
How to remotely update the ZU19EG firmware (either bistream, BOOT files or rootfs) via ethernet interface in G35D?
|
|
0
|
12
|
April 12, 2026
|
|
Which USB PHY is used in G36M? Is it possible to adjust USB PHY to the 38.4MHz rate, also modifying the USB PHY reference clock will it impact the Linux Device Tree/Driver?
|
|
0
|
7
|
April 9, 2026
|
|
What reference is used to generate the Synthesizer Clocks (PLL’s) in G36M MPSoC SOM?
|
|
0
|
7
|
April 8, 2026
|
|
What is the switching frequency of the switching power regulators used in G36M SOM?
|
|
0
|
4
|
April 8, 2026
|
|
Does VRTC_3V0 feed the VCC_PSBATT signal in G36M SOM?
|
|
0
|
5
|
April 7, 2026
|
|
Is SYS_SYNC_CLOCKP/SYS_SYNC_CLOCKN supported in G36D Dev Kit?
|
|
0
|
5
|
April 7, 2026
|
|
How to disable SATA & display port from system-user.dtsi in G30M?
|
|
0
|
5
|
April 7, 2026
|
|
What are the required configuration settings for the QEMU emulator on G30M SOM?
|
|
0
|
6
|
April 7, 2026
|
|
How are the SPI Clock, PS and PL IO pins connected to the B2B connector in G30M?
|
|
0
|
8
|
April 6, 2026
|
|
What are the workarounds for RTC drift issue using G30M MPSoC SOM?
|
|
0
|
12
|
April 1, 2026
|
|
How to load Vivado ML Enterprise License Edition?
|
|
0
|
77
|
April 1, 2026
|
|
How to resolve a duplicate MAC address conflict across multiple devices?
|
|
0
|
9
|
March 31, 2026
|
|
How to resolve "Kernel Panic" error while booting from SD Card?
|
|
0
|
5
|
March 31, 2026
|
|
How to build the project with custom .xsa file in G30M?
|
|
0
|
10
|
March 31, 2026
|
|
How to configure the clock in FSBL in G30M SOM?
|
|
0
|
6
|
March 31, 2026
|
|
How would to add arguments to the boot command while isolating core 3 in the yocto image?
|
|
0
|
7
|
March 30, 2026
|
|
How to build the image(s) with a read-only file system in G35M SOM?
|
|
0
|
5
|
March 30, 2026
|